[xen master] x86emul: correct VEX.L handling for VCVT{, T}S{S, D}2SI

classic Classic list List threaded Threaded
1 message Options
Reply | Threaded
Open this post in threaded view
|

[xen master] x86emul: correct VEX.L handling for VCVT{, T}S{S, D}2SI

patchbot
commit a6488965ca3ec30f2e0b7022b539bba78c2aeede
Author:     Jan Beulich <[hidden email]>
AuthorDate: Tue Sep 5 17:32:05 2017 +0200
Commit:     Jan Beulich <[hidden email]>
CommitDate: Tue Sep 5 17:32:05 2017 +0200

    x86emul: correct VEX.L handling for VCVT{,T}S{S,D}2SI
   
    Recent changes to the SDM (and XED) have made clear that older hardware
    raising #UD when the bit is set was really an erratum. Generalize the
    so far AMD-only override.
   
    Signed-off-by: Jan Beulich <[hidden email]>
    Reviewed-by: Andrew Cooper <[hidden email]>
---
 xen/arch/x86/x86_emulate/x86_emulate.c | 5 ++---
 1 file changed, 2 insertions(+), 3 deletions(-)

diff --git a/xen/arch/x86/x86_emulate/x86_emulate.c b/xen/arch/x86/x86_emulate/x86_emulate.c
index 0d76351..d977e37 100644
--- a/xen/arch/x86/x86_emulate/x86_emulate.c
+++ b/xen/arch/x86/x86_emulate/x86_emulate.c
@@ -5609,9 +5609,8 @@ x86_emulate(
         }
         else
         {
-            if ( ctxt->vendor == X86_VENDOR_AMD )
-                vex.l = 0;
-            generate_exception_if(vex.l || vex.reg != 0xf, EXC_UD);
+            generate_exception_if(vex.reg != 0xf, EXC_UD);
+            vex.l = 0;
             host_and_vcpu_must_have(avx);
             get_fpu(X86EMUL_FPU_ymm, &fic);
         }
--
generated by git-patchbot for /home/xen/git/xen.git#master

_______________________________________________
Xen-changelog mailing list
[hidden email]
https://lists.xenproject.org/xen-changelog