[xen staging] x86/AMD: limit C1E disable family range

classic Classic list List threaded Threaded
1 message Options
Reply | Threaded
Open this post in threaded view
|

[xen staging] x86/AMD: limit C1E disable family range

patchbot
commit 5c2926f576c9127a8d47217e0cafe00cc741c452
Author:     Jan Beulich <[hidden email]>
AuthorDate: Tue Jun 18 16:34:51 2019 +0200
Commit:     Jan Beulich <[hidden email]>
CommitDate: Tue Jun 18 16:34:51 2019 +0200

    x86/AMD: limit C1E disable family range
   
    Just like for other family values of 0x17 (see "x86/AMD: correct certain
    Fam17 checks"), commit 3157bb4e13 ("Add MSR support for various feature
    AMD processor families") made the original check for Fam11 here include
    families all the way up to Fam17. The involved MSR (0xC0010055),
    however, is fully reserved starting from Fam16, and the two bits of
    interest are reserved for Fam12 and onwards (albeit I admit I wasn't
    able to find any Fam13 doc). Restore the upper bound to be Fam11.
   
    Signed-off-by: Jan Beulich <[hidden email]>
    Acked-by: Andrew Cooper <[hidden email]>
---
 xen/arch/x86/cpu/amd.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/xen/arch/x86/cpu/amd.c b/xen/arch/x86/cpu/amd.c
index e8be2e6c50..839f19292d 100644
--- a/xen/arch/x86/cpu/amd.c
+++ b/xen/arch/x86/cpu/amd.c
@@ -635,7 +635,7 @@ static void init_amd(struct cpuinfo_x86 *c)
 
  switch(c->x86)
  {
- case 0xf ... 0x17:
+ case 0xf ... 0x11:
  disable_c1e(NULL);
  if (acpi_smi_cmd && (acpi_enable_value | acpi_disable_value))
  amd_acpi_c1e_quirk = true;
--
generated by git-patchbot for /home/xen/git/xen.git#staging

_______________________________________________
Xen-changelog mailing list
[hidden email]
https://lists.xenproject.org/xen-changelog